




1/12




*Fig. 1*



*Fig. 2*



*Fig. 3*



*Fig. 4*

2/12




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9










Fig. 10

+




5/12



+

6/12


*Fig. 17*



+

7/12

Fig. 18



8/12




Fig. 19

LAN Tester Digital Control Circuit Block Diagram





Fig. 20 LAN Tester Analog Circuit Block Diagram

10/12



*Fig. 21 LAN Tester Detailed Phase Measurement Block Diagram*

11/12




Fig. 22 Patch Cord with Short-Circuit Load




Fig. 23 Patch Cord with Open-Circuit Load

12/12




Fig. 24 PATCHCORD PHYSICAL LENGTH MEASUREMENT TEST CONFIGURATION

Fig. 25  
Shorted Circuit Patchcord Termination

